Cyborg FPGA Bitstream metadata spec
Registered by
Li Liu
One of the encountered problems is when it comes to bitstream
management, it is difficult to map bitstreams to their appropriate FPGA boards or
reconfigurable regions. The aim of this proposal is to provide a standardized
set of metadata which should be encapsulated together with bitstream storage.
Whiteboard
(?)
